Abstract

References

[1] Bi G. and Jones E., A Pipelined FFT Processor for Word Sequential Data, IEEE Transactions on Acoustics, Speech and Signal Processing , vol. 37, no. 12, pp. 1982-1985, 1989.

[2] Cooley J. and Tukey J., An Algorithm for the Machine Computation of the Complex Fourier Series, Mathematics of Computation , vol. 19, pp. 297-301, 1965.

[3] Han W., Arslan T., Erdogan A., and Hasan M., A Novel Low Power Pipelined FFT Based on Sub Expression Sharing for Wireless LAN Applications, IEEE Workshop on Signal Processing Systems, pp. 83-88, 2004.

[4] Han W., Arslan T., Erdogan A., and Hasan M., Low Power Commutator for Pipelined FFT Processors, IEEE International Symposium on Circuits and Systems , vol. 5, pp. 5274-5277, 2005.

[5] Han W., Arslan T., Erdogan A., and Hasan M., Multiplier-Less Based Parallel-Pipelined FFT Architecture for Wireless Communication Applications, IEEE Proceedings on Acoustics, Speech and Signal Processing , vol. 5, pp. 45-48, 2005.

[6] Han W., Arslan T., Erdogan A., and Hasan M., The Development of High Performance FFT IP Cores Through Hybrid Low Power Algorithmic Methodology, in Proceedings of the Asia South Pacific Design Automation , pp. 549-552 , China , 2005 .

[7] John G. and Manolakis D., Digital Signal Processing , MacMillian, London, 1988.

[8] Maharatna K., Grass.E., and Jagdhold U., A 64- Point Fourier Transform Chip for High-Speed Wireless LAN Application Using OFDM, IEEE Journal of Solid-State Circuit s, vol. 39, no. 3, pp. 484-493, 2004

[9] Mohd H. and Tughrul A., A Triple Port RAM Based Low Power Commutator Architecture for a Pipelined FFT Processor, in Proceedings of the 2003 International Symposium of Circuits and Systems(ISCAS 03), vol. 5, pp. 353-356, 2003.

[10] Rabiner L. and Gold B., Theory and Application of Digital Signal Processing, Prentice Hall, 1975. 6 The International Arab Journal of Information Technology, Vol. 6, No. 1, January 2009 Muniandi Kannan received his BE in electronics and communication engineering from MK University, Madurai, and his ME from Anna University, Chennai. Since 1993 he has been working in Anna University, Chennai, India. His area of interests includes computer architecture, VLSI design, and VLSI for signal processing. Srinivasa Srivatsa received his BE in electronics and telecommunication engineering from Jadavpur University, his ME in electrical communication engineering, and his PhD from Indian Institute of Science, Bangalore, India. He had been a professor of electronics engineering in Anna University, Chennai, India for nearly 20 years. He is the author of 191 publications in reputed journals/conference proceedings. His area of interests includes computer networks, digital logic design, and design of algorithms and robotics.